Distributions of read and write noise margins in large CMOS SRAM arrays are investigated by directly measuring the bit-line current during bitline / wordline (write) or cell supply (read) voltage sweep in a 768Kb 45nm CMOS SRAM test-chip. Good correlation between write/read margin estimates through the bit-line measurements and the DC read SNM (RSNM) and I W measurements in small on-chip SRAM macros with wired-out storage nodes are demonstrated. Four common writeability metrics are correlated and compared. Array-level characterization of SRAM cell read stability and writeability allow fast and accurate characterization of highdensity SRAM arrays is scalable for capturing up to 6 standard deviations of parameter variations. Introduction Continued increase in the process variability is perceived to be a major challenge in future technology scaling. To satisfy the functionality of hundreds of millions of SRAM cells in current ondie cache memories, the design has to provide more than 6 standard deviations of margin to parameter variations. Margins have been estimated through TCAD simulations or by measuring DC read/write margins in small SRAM macros with wired-out storage nodes [1-2] and direct cell current measurement in large SRAM arrays [3] . In this work, SRAM cell read stability and writeability margins are estimated through bitline currents and compared to direct DC RSNM and I W measurements.
. Each large array consists of 256 columns and either 128 (32Kb) or 256 (64Kb) rows. Bitline currents are measured through wide, long channel, thick oxide CMOS pass-gates driven by a separate supply to suppress leakage in unaccessed bitlines (Fig. 3) .
Results

Write/Read Margin Metric
Comparison: I W , WL, and BFC WMs were measured for several hundred cells with externally accessible storage nodes in SRAM macros. WL and BL WMs were measured for hundreds of thousands of cells in the large SRAM arrays. Fig. 5a shows the WM distribution densities measured using the four different metrics. BLWM has a higher mean-to-standard-deviation ratio (µ/σ) than I W and BFC. WLWM has a tighter distribution than BLWM and the highest µ/σ, due to the fact that the WL sweep modulates access transistor strength on both sides of the cell, thereby assisting the write operation. The I W WM has higher σ due to a heightened sensitivity to STI-related edge effects on strain [6] in the smaller macros (Fig. 6 ). WMs measured through BL, WL sweep, and by I W show excellent correlations (Fig. 5b, c) ; suggesting that BLWM and WLWM are valid for large-scale write margin measurements where measurements for I W and BFC are not feasible. The BFC WM does not correlate well to the other write margins, due to the high write-ability of the studied cell. Fig. 7 shows measured RM distribution densities using both RSNM and V CELL sweep. The distributions show excellent agreement in shape and µ/σ. A strong correlation between the two metrics is also found through Monte Carlo simulations (Fig. 7b) .
Array Measurement Results: Measured BLWM distributions and measured V CELL sweep RM distributions from several different arrays across the chip are plotted in Fig. 8 and Fig. 9 . Measurements reveal up to 6% shift in the mean of measured BLWM depending on the value stored. The shift is consistent throughout the chip, suggesting a systematic processing effect. The shift in measured RM distribution is negligible. Fig. 10a shows the layout of a 4 cell cluster in the array and Fig. 10b plots normalized mean of both measurements for each orientation in the 4 cell cluster. Mismatch between the two sides of the SRAM cell is observed in the RM and in BLWM measurements. The results suggest that cells mirrored along the direction of the poly show positive correlation in cell margins (e.g. orientation A and C), where as cells mirrored across poly show negative correlation in cell margins (e.g. orientation A and B). Conclusion A measurement methodology to characterize SRAM cell read stability and writeability in large SRAM arrays has been introduced and demonstrated for the first time in the 45nm technology node. Measurements show good correlation to DC RSNM and I W measurements conducted in small SRAM macros with wired-out storage nodes. Mean to standard deviation yield estimates were shown to depend on the writeability metric used. The ability to characterize stability in large SRAM arrays allows much more statistics to be captured and is critical for the investigation of future SRAM scalability. This methodology can be extended to capture up to 6 standard deviations of parameter variations by increasing the SRAM array size. 
